

YO999-153DIV

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re divisional patent application of 09/325,732 filed on June 4, 1999

Chen, et al.

Serial No.: Not Yet Assigned

Group Art Unit: Not Yet Assigned

Filing Date: Concurrently Herewith

Examiner: Unknown

For: METHOD FOR FABRICATING COMPLEMENTARY METAL OXIDE  
SEMICONDUCTOR (CMOS) DEVICES ON A MIXED BULK AND SILICON-ON-  
INSULATOR (SOI) SUBSTRATE

Assistant Commissioner of Patents  
Washington, D.C. 20231

**PRELIMINARY AMENDMENT**

Sir:

Prior to examination on the merits and calculation of the filing fee, please amend the  
above-identified application as follows:

**IN THE SPECIFICATION:**

Page 1, before line 5, insert --The present Application is a Divisional Application of  
U.S. Patent Application No. 09/325,732, filed on June 4, 1999.--.

Page 6, line 11, delete "Figure 6 illustrate" and insert --Figures 6A-6B--.

Page 7, line 4, delete "1A-6" and insert --1A-6B--.

Page 14, line 17, delete "Figure 6" and insert --Figures 6A and 6B--.

**IN THE CLAIMS:**

**Please cancel claims 1-23 without prejudice or disclaimer.**

**REMARKS**

Claims 1-23 have been canceled to allow prosecution of claims 24-28.

002222 99224260

YO999-153DIV

The prior application is assigned of record to IBM Corporation at Reel 010029 and  
Frame 0423.

Early and favorable prosecution on the merits is respectfully requested.

Please charge any deficiencies in fees and credit any overpayment of fees to the  
Assignee's Deposit Account No. 50-0510.

Respectfully submitted,



Sean M. McGinn

Registration No.: 34,386

Date: 12/27/00  
McGinn & Gibb, PLLC  
Intellectual Property Law  
8321 Old Courthouse Road, Suite 200  
Vienna, Virginia 22182-3817  
(703) 761-4100  
Customer No. 21254

004336-1300

YO999-153DIV

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re divisional patent application of 09/325,732 filed on June 4, 1999

Chen, et al.

Serial No.: Not Yet Assigned

Group Art Unit: Not Yet Assigned

Filing Date: Concurrently Herewith

Examiner: Unknown

For: METHOD FOR FABRICATING COMPLEMENTARY METAL OXIDE  
SEMICONDUCTOR (CMOS) DEVICES ON A MIXED BULK AND SILICON-ON-  
INSULATOR (SOI) SUBSTRATE


Assistant Commissioner of Patents  
Washington, D.C. 20231

**SUBMISSION OF PROPOSED DRAWING CORRECTIONS**

Sir:

Submitted herewith is a corrected formal drawing for Figure 6 which has been approved in the parent application. Please substitute the attached drawing Figure for the original drawing Figure which was filed with the application.

Respectfully submitted,



Sean M. McGinn  
Registration No. 34,386

Date: 12/27/00  
McGinn & Gibb, PLLC  
Intellectual Property Law  
8321 Old Courthouse Road, Suite 200  
Vienna, Virginia 22182-3817  
(703) 761-4100  
Customer No. 21254

002227 99284260




FIG. 6A




FIG. 6B